ABSTRACT This paper presents a 16-bit 1 MS/s pseudo-differential Successive-Approximation-Register Analog-to-Digital Converter (SAR ADC) achieving an ENOB of 15-bit. To accommodate the pseudodifferential input, a differential DAC utilizing both monotonic and traditional switching is designed. For both dynamic and static performance improvement, three techniques are proposed. First, a foreground digital selfcalibration method is described to eliminate the capacitor mismatch errors. Some of the LSBs capacitors are utilized to measure and calculate the bit weights of other capacitors. Second, a DNL enhancement technique is presented. The fractional value capacitors are used to subtract an analog voltage from the DAC before the conversion is finished, which cancels out the consequent effect when the fractional part of the digital output is discarded before final output. Third, a low-offset low-noise comparator is designed. A reset timer with DAC settling replica is proposed to make the pre-amplifier in the comparator to start to amplify the DAC summing node voltage right after the DAC has fully settled. A prototype ADC is fabricated in a 0.18-µm 5-V CMOS process. It measures a 92.3-dB SNDR and a 107.9-dB SFDR. The DNL and INL are within ±0.3 LSB and ±0.72 LSB, respectively. The overall power consumption, drawn from the 5 V power supply, is 40 mW.
I. INTRODUCTION
High-resolution successive-approximation-register analogto-digital converters (SAR ADC) with several hundreds of kS/s or several MS/s are extensively used in industrial measurement, medical instruments, and battery-powered systems due to its simple structure and low power. Compared with its counterpart -ADC, SAR ADC has an edge in its capability to handle multiplexed inputs on chip and small latency, making it a popular ADC architecture in data acquisition system.
Generally speaking, there are three input types for ADC: fully differential, pseudo-differential, and singleended, as shown in Fig. 1 . The fully differential is the most common one because it provides the best common mode noise rejection ratio and doubles the input dynamic range.
The associate editor coordinating the review of this article and approving it for publication was Woorham Bae. board increases the system complexity and area. Under such situations, pseudo-differential input type can be utilized. The positive input connects to the actual signal and the negative input senses the signal ground which is separated from the ADC ground. This is useful especially when the signal plane is far away from the ADC. The third input type is singleended. It is the simplest one but provides no extra benefits. In this paper, a 16-bit pseudo-differential SAR ADC with redundancy is introduced.
For charge redistribution SAR ADC with resolution larger than 12 bits, calibration is necessary to eliminate the mismatch errors of the capacitors. Some known calibration methods use an extra DAC to measure and compensate the capacitor mismatch in analog domain [1] - [3] , but they only apply to binary DAC and the extra DAC increases the power and area of analog circuits. In recent years, as nanometer CMOS process is used for SAR ADC design, digital background calibration techniques are proposed. Either leastmean square (LMS) algorithm [4] - [6] or PN signal correlation [7] - [9] is used to find the digital bit weights, but these methods rely on the input signal. Some specific kinds of input, such as square wave, DC, or very small amplitude input, may corrupt the calibration.
A digital self-calibration method works in foreground is introduced in this paper. The mismatch errors of higher bits capacitors are measured by the lower bits, and the results are used to calculate their digital bit weights which are stored and accumulated during normal conversion. The SAR logic in calibration, including the redundant bits, is designed to be identical with that in normal conversion, so as to simplify the logic circuits.
Based on the digital bit weight calibration, a DNL enhancement technique is proposed in this paper to further improve the ADC performance by utilizing the fractional part of the accumulated output codes.
Another major issue to be considered is that the foreground digital calibration requires the comparator offset to be eliminated. Meanwhile, a 16-bit SAR ADC targeting a SNDR above 90 dB demands a very low noise comparator. Details on the circuit topology and analysis of the low-offset low-noise comparator will be given later.
The overall ADC architecture, including the pseudodifferential DAC, comparator with offset cancellation, calibration control module, SAR, and calibration logic, is shown in Fig. 2 . The rest of the paper is organized as follows. Section II describes the architecture and switching method of the pseudo-differential DAC with redundancy. Section III and Section IV include the digital self-calibration and DNL enhancement technique respectively. The design details of the comparator are given in Section V.
Finally, the measurement results are shown in Section VI.
II. PSEUDO-DIFFERENTIAL DAC A. DAC STRUCTURE
As shown in Fig. 2 , the input signal is sampled onto the P-side DAC, whereas the N-side DAC senses the signal ground. The capacitor array, depicted in Fig. 3 , is identical for both sides. To save chip area, the capacitor array is divided into 13-bit and lower 7-bit with 4 bits redundancy. The first two redundancy bits are designed to correct previous wrong decisions which may be caused by reference bouncing or DAC incomplete settling. Because the capacitors must be large enough to suppress the sampling noise and the bandwidth of the pre-amplifier in the comparator must be small enough to suppress the comparator noise, settling is still of a concern. The third redundancy bit, located at the LSB capacitors array, is included in case that the coupling capacitor C C is much smaller than the designed value. Under that situation, there may be no redundancy for C 13 and the lower bits value during conversion would be all 0s or all 1s. Although C C is already sized 5% larger than ideal, we still include this redundancy bit to be more ''safe'' as C C is not a unit capacitor and its mismatch is not well controlled. The last redundant bit C 19 is mainly used for DNL enhancement. It provides some redundancy after the fractional part of the digital output is subtracted from the DAC. Details on this issue will be explained in Section IV. The fractional capacitors C 21 to C 25 are designed for digital calibration and DNL enhancement.
During sampling, the bottom plates of C 1 to C 8 connect to the input signal, and the top plate connects to ground. Choosing ground as the top plate sampling voltage, rather than common mode V CM , provides several benefits. First, V CM generation circuit consumes extra power and a large decouple capacitor needs to be used. Second, unlike V CM sampling, bootstrap circuit is not needed to sample the ground. Finally, a separate ground, not used for any other analog or digital circuits, is the clearest and easily obtained signal for sampling.
However, a problem that needs to be considered is that the DAC top plate voltage would drop to below 0 V due to the coupling of the falling edge of the sampling clocks connecting to both the top and bottom sampling switches. The total gate-to-drain capacitance of these switches, including the intrinsic capacitance of MOS device and layout parasitic, can be as large as 900fF in the worst case. Moreover, considering that the power supply may be 10% larger than ideal (5.5V), a voltage drop larger than 200mV can be observed from simulation. Although 200mV is not large enough to completely turn on the source-body PN junction of the top plate switch, a dummy capacitor C DMY is connected to the DAC, as shown in Fig. 3 , to avoid any potential charge leakage. The clock rising edge immediately after the sampling point at the bottom plate of C DMY raises the DAC voltage to prevent it from dropping below zero.
B. SWITCHING METHOD
The detailed capacitor switching sequence is shown in Fig. 4 . During the sampling phase, C 1P to C 8P connect to the input signal which ranges between 0 and V REF . After that, as can be seen in Fig. 4 , the switching method actually follows the way of traditional SAR ADC except those redundant bits.
During the first 6-bit cycles, only monotonic switching using NMOS is involved, which helps to increase the speed as these capacitors are larger than others. Although the common mode voltage keeps decreasing from V REF /2 to ground during these cycles, the dynamic offset of the comparator can be ignored because we have a cascode tail current source for the pre-amplifier. Moreover, the current source always works in saturation region since the power supply is 5 V which provides enough voltage headroom. As mentioned in [10] , the offset variation of an amplifier is directly related to the variation of the override voltage of the input pair. With a cascode tail current source, the override voltage almost keeps a constant regardless of the input common mode, and therefore the dynamic offset of the comparator is small [10] , [18] . From simulation, the comparator offset variation with the common mode voltage sweeping from V REF /2 (2.5 V) to ground is less than 110 µV, which can be well covered by the first redundancy bit.
III. DIGITAL SELF-CALIBRATION A. BASIC PRINCIPLE
The calibration proposed in this paper uses the digital bit weights of lower bits capacitors to express those of higher bits. This is feasible because in the redundant DAC designed in Fig. 3 , for i < 17, dw i is guaranteed to be smaller than i+1 j=20 dw j , where dw i is the digital bit weight of the i th capacitor. The calibration is similar to that in [16] , but there are two major differences. First, we don't need to generate two sets of output codes when calibrating one capacitor, which simplify the calibration process. Second, in [16] , the offset is cancelled by applying an appropriate amount of offset using the dither capacitors. However, these dither capacitors are reused and they are also involved in the bit weight calibration, which makes the control of these dither capacitors complicated. In our calibration scheme, the offset is cancelled by another side of the differential DAC, or N-side DAC, while the capacitor switching method in the P-side DAC remains the same as in normal conversion. The overall control logic is thus quite simplified.
The capacitors to be calibrated are C 1 to C 15 , which are calibrated one by one in sequence from C 15 to C 1 . They are divided into four groups as shown in Fig. 3 . The capacitor switching method during calibration is depicted in Fig. 5 . One capacitor in each group is chosen as an example. For instance, when C 6 is in calibration, it is connected to V REF during sampling. Meanwhile, other capacitors except C 14 , C 17 , and C 20 are connected to ground. Then, C 6 , C 7 , and C 8 switch to opposite direction during the hold phase. Ideally, C 6 is equal to the sum of C 7 and C 8 , and therefore the DAC summing node remains at ground. Any mismatch between them causes a deviation from 0 V, which is then quantized using C 8 to C 25 . As can be seen from Fig. 5 , the capacitor switching is the same as that shown in Fig. 4 , except that the starting point of SAR logic depends on which capacitor is under calibration. Similar ideas are applied to the calibration of other capacitors.
The calibration of C 13 follows a slightly different way. Ideally, it is equal to the sum of C 14 to C 16 . Considering that C C is a fractional value capacitor and thus its mismatch may be much larger than other unit capacitors, it is intentionally sized larger to guarantee enough redundancy for C 13 . Therefore, the bit weight of C 13 is smaller than the sum of the bit weights of C 14 to C 16 at the first place. To avoid the calibration overflow, during the hold phase, only C 14 and C 15 switch oppositely with respect to C 13 . In other words, C 13 is compared with C 14 and C 15 and their difference is then quantized.
After the SAR logic is finished, some digital postprocessing needs to be done. To illustrate the principle, V X and V Y are used to represent the summing node voltage of higher bits and lower bits CDAC, respectively. During sampling, V X = 0 V. After the quantization is done, V X successively approaches 0 V again. For V Y , suppose V Y = V Y,samp during sampling and V Y = V Y,conv at the end of conversion.
Assume that C i in group A is under calibration, and then the total charges on the two CDACs during sampling can be written as (1), where C j,REF,samp,low is the capacitor which connects to V REF during sampling in the lower bits CDAC (j = 14, 17 and 20 under this assumption), and C TOT,LSB is the total capacitance of lower bits CDAC.
At the end of conversion, the total charges change to Q X,conv and Q Y,conv , as shown in (2) after conversion in the higher bits CDAC and lower bits CDAC, respectively.
According to charge conservation, Q X,samp = Q X,conv and Q Y,samp = Q Y,conv . The value of C i can be then derived as (3).
Dividing the above equation by C TOT,MSB +(C TOT,LSB C S )/ (C TOT,LSB + C S )(C TOT,MSB is the total capacitance of higher bits CDAC), we have (4), where dw i represents the digital bit weight of C i . (4) indicates that dw of the capacitor under calibration equals to the sum of the dw of the capacitors which connect to V REF after conversion minus the sum of the dw of the capacitors which connect to V REF during sampling. The same conclusion can be drawn for the capacitors in other calibration groups.
During normal conversion, the final digital output is the sum of the digital bit weights of those capacitors kept to V REF .
B. P-N MISMATCH AND COMPARATOR OFFSET CONSIDERATION
In the calibration process mentioned above, the N-side DAC is not involved at all. Ideally, the summing node of N-side DAC needs to connect to ground during sampling and then the N-side DAC remains static. However, the mismatch between P-side and N-side DAC would cause a non-zero differential voltage right after the top plate switches turn off. This voltage must be eliminated before calibration because it does not result from the capacitor mismatch in P-side DAC.
Moreover, the comparator offset also degrades the calibration accuracy significantly. According to the behavior simulation, the comparator offset must be smaller than about half LSB (∼38 µV) to make the calibration effective. Previous work requires the comparator offset to be cancelled before the calibration, which increases the design complexity [11] .
In this prototype, an extra SAR logic controlling C 8N to C 25N in the N-side DAC is initiated right after the sampling is completed. This SAR logic is designed to make the DAC differential voltage on the summing nodes successively approximate to the comparator offset before the calibration starts. Fig. 6 illustrates the DAC waveforms during the calibration.
As shown in Fig. 6 , the calibration is always effective as long as the difference between the P-N mismatch voltage and comparator offset is smaller than ±78 mV which is the largest cover range of C 8N to C 25N . This is believed to be large enough according to the circuit simulation results with
C. NOISE CONSIDERATION
As the calibration works in foreground, normally after power up, circuit noise would degrade the calibration accuracy. The calibration must repeat for multiple times and average the obtained digital bit weights. The complete system timing during calibration is shown in Fig. 7 . Behavior simulation is done to verify the calibration technique. The system parameters used in the simulation are listed in Table 1 . Fig. 8 shows the SNDR and SFDR of 100 times Monte-Carlo simulations with different random capacitor mismatch data. It can be observed that the calibration needs to repeat for more than 500 times to completely average out the noise effect.
IV. DNL ENHANCEMENT
The digital calibration mentioned in the previous section is a post-processing activity operated in the digital domain. The final digital output is calculated as the accumulation sum of each bit weight. Even if the output code is closer to what is VOLUME 7, 2019 FIGURE 7. System timing. expected after the calibration, the code transition point is still decided by the original bit values. Therefore, the DNL result may not be perfect with digital bit weight calibration.
A DNL enhancement technique is proposed in this paper based on the following observation. To improve the accuracy of calibration, the fractional value capacitors, shown as C 21P to C 25P in Fig. 4 , are involved in the SAR logic during the calibration. As a result, each bit weight is actually composed of integer part and fractional part, and so does the digital output during normal conversion. Limited by the ADC resolution, the fractional part in the digital output would be discarded eventually. The consequent effect should be cancelled out by a corresponding operation implemented in the analog domain. In other words, an analog value corresponding to the fractional part of the digital output needs to be subtracted by the switching of the fractional value capacitors.
The analog subtraction must satisfy the following three conditions:
a) It should be implemented somewhere before the conversion is completed, otherwise it is meaningless; b) After the subtraction, the fractional part of the digital output should not change any more; c) There should be some redundancy during the conversion thereafter.
To understand how the analog subtraction helps to improve the DNL, let's consider a simple example. Assume that the ideal values of the capacitors in the DAC are 8C, 4C, 2C, 2C, 1C, respectively, but their actual values are 8.5C, 4.25C, 2C, 2C, 1C and these bit weights are already known. The assumption is reasonable because after the self-calibration, which is proposed in Section III, is finished after power up, the exact bit weights of each capacitor are indeed known. The analog subtraction is designed to be implemented right after the third bit cycle, thus condition a) is satisfied. As the bit weights of the last two bits are actually integer numbers, condition b) is also met. Finally, the consecutive two 2C provides redundancy after the subtraction, thus condition c) is satisfied as well.
Some critical code transitions are analyzed in detail. Fig. 9(a) shows part of the transfer curve without DNL enhancement. When the analog input is between 4 and 4.25, the original bit values are ''00110'', thus the accumulation result of the bit weights is 4, which is also the final digital output. When the input increases from 4.25 to 5.25, the original bit values become ''01000'', thus the accumulation result becomes 4.25. After the fractional part is discarded, the final digital output changes to 4. As the digital output remains the same when the input sweeps from 4 to 5.25, a DNL error of +0.25 LSB can be observed. Fig. 9 (b) shows the same part of the transfer curve with DNL enhancement. For instance, when the input is between 4.25 and 5, the first three original bit values are ''010'', and the corresponding accumulation result of the bit weights is 4.25. At this moment, the switching of fractional value capacitors (not mentioned in this simple example) would subtract 0.25 from the DAC summing node voltage, making it decrease to 4 and then the succeeding bit cycles starts. After the conversion is done, the bit values are ''01000'' and the digital output is 4.
Going through the same process when the input is between 5 and 6, the result is depicted in Fig. 9 (b) . As can be seen, because the fractional part is subtracted before the conversion is completed, all the transition points are now located at the integer numbers and the DNL error is eliminated. Another part of the transfer curve with and without DNL enhancement is shown in Fig. 10 , which also demonstrates the effectiveness of this technique.
For the DAC designed in Fig. 4 , the analog subtraction is designed right after the bit cycle of C 18P . The next bit capacitor C 19P , with the same value as C 18P , provides redundancy thereafter. As the capacitors C 16P to C 20P are not calibrated, their bit weights are integer numbers. Thus, the fractional part of the digital output would not change after the bit cycle of C 18P . The analog subtraction is implemented by switching the fractional value capacitors of N-side DAC from ground to reference, while those in P-side DAC remain static.
Although this technique is proposed to improve DNL, SNR is also benefited due to their relevance, which will be evident from the measurement results described in Section VI.
V. COMPARATOR DESIGN
The comparator is composed of a four-stage pre-amplifier and a clocked latch, as shown in Fig. 11 . During the first 6-bit cycles, S 1 is on and S 2 is off. The output of the first stage preamplifier is directly fed to the latch, making the comparator work in high-speed mode. After that, S 1 is off and S 2 is on, making the comparator work in high-accuracy mode. In highspeed mode, the pre-amplifier takes less time for settling, so the period of each bit cycle is made shorter than that in the high accuracy mode.
The total DC gain of the four-stage pre-amplifier is approximately ×1500. For attenuating the latch noise alone, a high DC gain of 1500 is not required. Actually, the high DC gain results from the multi-stage topology, which is used to reduce the noise of the amplifier itself, but not just the latch. The reason why the input-referred noise of a multi-stage amplifier is smaller than that of a single stage amplifier is explained in detail in the Appendix.
Considering that the input common mode of the comparator is close to 0 V, a PMOS input pair is used with resistor loads. The offset of each pre-amplifier is calibrated by an auxiliary input pair whose bias current is one eighth of the main input. The gain and bandwidth of each pre-amplifier are approximately the same but the bias current is reduced by half stage by stage. Reset signal of the pre-amplifier is generated from the DAC settling replica.
A. OFFSET CANCELLATION
Although the comparator offset does not affect the calibration (as mentioned in Section III) and the ADC linearity, the offset difference between the high-speed mode and high-accuracy mode must be small enough. Although the redundant bit is useful, there may not be enough headroom to correct other dynamic conversion errors if the redundant bit is used to cover the comparator offset mismatch. Moreover, the ADC offset error temperature drift is expected to be small. Therefore, the comparator offset cancellation is still essential in our design. For the pre-amplifier, input offset storage (IOS) and output offset storage (OOS) are two commonly used techniques to cancel the offset [12] , but they both introduce extra capacitors in the signal path and thus affect the speed. In this design, the offset is calibrated based on an auxiliary VOLUME 7, 2019 The basic idea is shown in Fig. 12 [19] . The input referred offset after calibration is reduced to:
For an input offset of several mV and a pre-amplifier gain less than 10, the residual input offset after calibration may be still larger than 1 mV.
An improved calibration scheme is shown in Fig. 13 . An auxiliary amplifier is added in the auxiliary G m stage to boost its equivalent transconductance. Meanwhile, the basic calibration scheme is applied to the auxiliary amplifier and embedded in the calibration loop of the main amplifier.
During conversion, the auxiliary amplifier works in calibration mode with its inputs short connected to the output common mode voltage of the main amplifier. During sampling, the main amplifier works in calibration mode.
By using the result from (5) and referring V OS2 to the input of G m3 , the equivalent input offset of the entire auxiliary G m stage is now reduced to V OS2 /G m3 R 2 + V OS3 /G m4 R 2 + V OS4 /G m3 R 2 . On the other hand, the equivalent transconductance of the entire auxiliary G m stage is now boosted to G m3 R 2 G m2 . With these results, (5) can be rewritten as (6) to express the residual input offset.
Because the auxiliary amplifier does not affect the speed of the main amplifier during ADC conversion, the auxiliary amplifier can be realized by a high gain folded-cascode structure with a gain of around 80 dB. Monte Carlo simulation indicates that the residual input offset of each pre-amplifier stage is now less than 20 µV.
The latch offset is minimized by the technique proposed in [13] . After the offset cancellation, the remaining offset difference between the high-speed mode and high-accuracy mode of the comparator can be covered by the redundancy right after the 6 th bit cycle. 
B. NOISE CONSIDERATION
Sampling noise, reference noise, and comparator noise are the three major noise contributions in this design. The sampling noise is decreased by choosing a large sampling capacitor (24 pF); while the reference noise can be suppressed by a large off-chip decouple capacitor (∼10 µF) on the reference voltage. In this section, the pre-amplifier noise is analyzed in detail.
The noise current of the PMOS input pair (4kTγ g m ) and load resistor (4kT/R L ) both contribute to the output noise (the noise from the auxiliary input pair is ignored because it is much smaller than the main input). Considering that the output impedance is the parallel of R L and C L which is composed of C 0 and the gate capacitance of the next stage, the total output noise integrated over the entire frequency range is calculated as:
v 2 n,out can be referred to the input by dividing the square of gain, which is A = g m R L :
As can be observed, for a certain gain, the input referred noise is only a function of the load capacitor C L , and thus an extra capacitor C 0 is used to reduce the noise while maintaining enough bandwidth for settling.
Another critical factor to decrease the noise is the multistage structure. Intuitively speaking, the output noise of the 1 st stage is amplified by the follow-up three stages, but the magnification is attenuated at high frequency. On the other hand, suppose that the pre-amplifier is fast enough for the small signal to be fully settled, the output noise contribution from the 1 st stage at the pre-amplifier output should be divided by the total DC gain of the pre-amplifier when referred to the input. Meanwhile, the noise contributions from the subsequent stages are negligible compared with that from the 1 st stage. Therefore, the input-referred noise of a multi-stage amplifier is smaller than that of a single stage amplifier. Mathematical details are given in the Appendix.
The simulation shows that the input-referred noise of the four-stage pre-amplifier is less than 15 µV. The latch noise, referred to the input of latch, is about 1 mV which can be ignored as it is attenuated to 1 mV/1500≈0.7 µV when referred to the input of comparator. The overall noise breakdown of the ADC is shown in Table 2 
C. RESET TIMER
During the SAR bit cycle, the reset of the pre-amplifier is important to guarantee the comparator performance. As shown in Fig. 14(a) , if the reset time is shorter than the VOLUME 7, 2019 DAC settling time, the output of the pre-amplifier may settle to a wrong direction at first and can barely return in the limited remaining time. In Fig. 14(b) , the reset time is much longer than the DAC settling time. Under such situation, the input may not be fully amplified and thus the equivalent gain of the pre-amplifier significantly drops. The ideal case is shown in Fig. 14(c) , where the reset time is just a little bit longer than the DAC settling time. To properly set the reset time, a DAC settling replica is designed, as shown in Fig. 15 . The capacitor, C 1 , C 3 , C 7 , and the switch control circuits, are all the same with those in DAC. The discharge time of C 1 , C 3 and C 7 determines the pre-amplifier reset time for the 1st to 2nd bit cycles, the 3rd to 6th bit cycles, and the 7th to the last bit cycles, respectively.
At the beginning of each bit cycle, the signal ctrl goes low, and then rst goes high, making the pre-amplifier start to reset. After the delay of the switch control and buffer, the capacitor starts to discharge, which is similar to the settling of DAC. The switch size is fine tuned so that the discharge time from V REF to the threshold point of the Schmitt trigger is approximately equal to the DAC settling time. Once the Schmitt trigger flips, ctrl goes high again and then rst goes low, causing the pre-amplifier to start to work. The DAC settling time variation with process or temperature can be tracked by the circuit shown in Fig. 15 .
VI. PROTOTYPE DESIGN AND MEASUREMENT RESULTS
The prototype ADC is fabricated in a 0.18µm 1P5M 5V CMOS process. Capacitors in the DAC are implemented by MIM (Metal-Insulator-Metal) capacitor. Both power supply and reference voltage are 5 V. The reference is provided externally by a high accuracy operation amplifier configured as a unity gain buffer with a 22-µF off-chip decoupling capacitor. The reference ground is separated from the circuit ground on chip. The die microphotograph is shown in Fig. 16 . The ADC core, including DAC, comparator, SAR logic, calibration logic, and RC oscillator, occupies an area of 1.7 mm × 3.3 mm. The RC oscillator provides the synchronous clock for SAR logic. The period of bit cycle during normal conversion is set to about 40 ns, leaving 200 ns for sampling. During the calibration, because the calibration time is of less importance, the period of bit cycle is set to about 160 ns so as to avoid any dynamic conversion errors affecting the calibration accuracy. The calibration repetition time for each capacitor is set to 1024 by default. large spurs can be observed on the FFT plot. With calibration turned on but DNL enhancement turned off, the SNDR and SFDR are 83.4 dB and 94.6 dB, respectively. With both calibration and DNL enhancement technique, the SNDR and SFDR are further improved by 8.9 dB and 13.3 dB, respectively, and a 15.0-bit ENOB is achieved. The DNL and INL test results are exhibited in Fig. 18 and Fig. 19 . Before calibration, lots of missing codes can be observed and the INL is several tens of LSB. After calibration, the DNL and INL are −1.00/1.17 LSB and −3.28/3.62 LSB, respectively. With both calibration and The SNDR and SFDR versus input frequency are shown in Fig. 20 . The dynamic performance starts to degrade at several tens of kHz input, mainly because the large sampling capacitor (∼20 pF) limits the sampling linearity at high frequency.
A total of 360 chips from different manufacturing lots are tested and their INL results are summarized as shown VOLUME 7, 2019 in Fig. 21 (only the maximum of absolute value are counted). The INLs of about 63% chips are between 0.7∼0.8 LSB.
Most of the remaining chips show INL of 0.6∼0.7 LSB (16%) or 0.8∼0.9 LSB (22%). These results demonstrate a high yield of this chip in massive production.
The analog power consumed by the DAC and comparator is 25.8 mW, while the digital power consumption drawn by SAR logic, calibration logic, and RC oscillator is 14.2 mW. The total power, consumed from the 5-V supply, is 40.0 mW. The figure-of-merit (FoM), defined as (SNDR+10log(BW/power)), is 166.3 dB. Table 3 shows the comparison with the state-of-the-art high-resolution ADCs.
VII. CONCLUSION
A 16-bit 1 MS/s pseudo-differential SAR ADC is presented in this paper. A differential DAC, with both monotonic and traditional switching, is designed to sample and convert the pseudo-differential input, providing the ADC with the same common mode rejection capability as fully differential circuit. The bit weights errors are fixed by a digital self-calibration technique which utilizes some of the LSBs capacitors to measure and calculate the bit weights of other capacitors. As the digital bit weight calibration along is not able to improve the DNL/INL performance, a DNL enhancement technique is proposed. It uses the fractional value capacitors to subtract an analog voltage from the DAC corresponding to the fractional part of the digital output. The digital calibration together with the DNL enhancement effectively improves both the dynamic and static performance of the ADC. The comparator is the most challenge circuit block in this ADC. An auxiliary G m stage with gain boosting is used to calibrate the comparator offset to less than half LSB, while the comparator noise is minimized by component sizing and the multi-stage pre-amplifier topology. A prototype ADC fabricated in a 0.18-µm 5-V CMOS process achieves 15-bit ENOB, and the DNL and INL are within ±0.3 LSB and ±0.7 LSB respectively. The ADC draws 40 mW power from the 5-V supply and exhibits a 166.3 dB FoM.
APPENDIX
In this Appendix, the reason why the input-referred noise of a multi-stage amplifier is smaller than that of a single stage amplifier is explained in detail.
Suppose I 2 n is the output noise current of each amplifier, and in our case I 2 n = 4kT γ g m + 4kT /R. For a single stage amplifier, the total output noise voltage power integrated over the entire frequency range can be calculated as (R and C are the load resistance and capacitance respectively, f 0 is the -3dB bandwidth and f 0 = 1/2πRC):
Divide it by the square of gain, we have the input-referred noise power of a single stage amplifier:
For a two-stage amplifier, both stages contribute to the total output noise while the noise of the 1 st stage is amplified by the 2 nd stage. The output noises power contributed from the two stages are:
Adding the two terms above and dividing the sum by the square of total gain, we have the input-referred noise power of a two-stage amplifier:
In our case, A ≈ 6.2, and thus the input referred noise power of a two-stage amplifier almost halves compared to that of a single-stage amplifier. Intuitively speaking, the output noise of the 1 st stage is amplified by the 2 nd stage, but the magnification is attenuated with frequency. On the other hand, when the noise contribution from the 1 st stage is referred to the input, it is divided by the DC gain. Therefore, the noise contribution from the 1 st stage to the input is smaller than the input-referred noise of a single stage amplifier. Meanwhile, the noise contribution from the 2 nd stage is actually negligible compared to that from the 1 st stage.
For a three-stage amplifier, the output noises power contributed from each of the three stages are:
Adding the three terms above and dividing the sum by the square of total gain, we have the input-referred noise power of a three-stage amplifier: Now the input-referred noise power is only about 37.5% of that of a single stage amplifier.
Similarly, for a four-stage amplifier, the output noises power contributed from each of the four stages are: Now the input-referred noise power is further reduced to about 31.3% of that of a single stage amplifier.
Calculation on a five-stage amplifier reveals that the inputreferred noise power can be decreased to 27.3% of that of a single stage amplifier. The benefit compared to a four-stage amplifier is limited. As a tradeoff between noise and speed, we finally choose the four-stage topology. The power consumption is indeed increased when using multi-stage amplifier, but it is beneficial for a high SNR SAR ADC and the FoM of our chip is actually comparable to the state-of-the-art. 
